Data Flow Modelling in Verilog

You are attempting to model sequential logic with continuous assignments. Verilog Code for Full Subtractor using Dataflow Modelin…